

CLAIMS

What is claimed is:

- Sub
A1
1. A fabrication method, comprising the steps of:
- (a.) providing a partially fabricated integrated circuit structure which includes **transistors**;
 - (b.) forming an **interlevel dielectric** structure over said transistors, said interlevel dielectric including at least
 - (i.) a **lower layer** having a first composition,
 - (ii.) a **middle layer** having a second composition which is different from said first composition, and
 - (iii.) an **upper layer** having a third composition which is different from said second composition;
 - (c.) etching through said upper layer, using a relatively isotropic etch process which is selective to said second composition;
 - (d.) etching through said middle and lower layers, using a relatively anisotropic etch process, to expose portions of said transistors; and
 - (e.) depositing and patterning a thin-film conductor layer, to interconnect said transistors in a desired pattern.
2. The method of Claim 1, wherein said transistors comprise insulated-gate field-effect transistors.

- | | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 | 22 | 23 | 24 | 25 | 26 | 27 | 28 | 29 | 30 | 31 | 32 | 33 | 34 | 35 | 36 | 37 | 38 | 39 | 40 | 41 | 42 | 43 | 44 | 45 | 46 | 47 | 48 | 49 | 50 | 51 | 52 | 53 | 54 | 55 | 56 | 57 | 58 | 59 | 60 | 61 | 62 | 63 | 64 | 65 | 66 | 67 | 68 | 69 | 70 | 71 | 72 | 73 | 74 | 75 | 76 | 77 | 78 | 79 | 80 | 81 | 82 | 83 | 84 | 85 | 86 | 87 | 88 | 89 | 90 | 91 | 92 | 93 | 94 | 95 | 96 | 97 | 98 | 99 | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
|---|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| 0 | 00000000 | 00000001 | 00000010 | 00000011 | 00000100 | 00000101 | 00000110 | 00000111 | 00001000 | 00001001 | 00001010 | 00001011 | 00001100 | 00001101 | 00001110 | 00001111 | 00010000 | 00010001 | 00010010 | 00010011 | 00010100 | 00010101 | 00010110 | 00010111 | 00011000 | 00011001 | 00011010 | 00011011 | 00011100 | 00011101 | 00011110 | 00011111 | 00100000 | 00100001 | 00100010 | 00100011 | 00100100 | 00100101 | 00100110 | 00100111 | 00101000 | 00101001 | 00101010 | 00101011 | 00101100 | 00101101 | 00101110 | 00101111 | 00110000 | 00110001 | 00110010 | 00110011 | 00110100 | 00110101 | 00110110 | 00110111 | 00111000 | 00111001 | 00111010 | 00111011 | 00111100 | 00111101 | 00111110 | 00111111 | 01000000 | 01000001 | 01000010 | 01000011 | 01000100 | 01000101 | 01000110 | 01000111 | 01001000 | 01001001 | 01001010 | 01001011 | 01001100 | 01001101 | 01001110 | 01001111 | 01010000 | 01010001 | 01010010 | 01010011 | 01010100 | 01010101 | 01010110 | 01010111 | 01011000 | 01011001 | 01011010 | 01011011 | 01011100 | 01011101 | 01011110 | 01011111 | 01100000 | 01100001 | 01100010 | 01100011 | 01100100 | 01100101 | 01100110 | 01100111 | 01101000 | 01101001 | 01101010 | 01101011 | 01101100 | 01101101 | 01101110 | 01101111 | 01110000 | 01110001 | 01110010 | 01110011 | 01110100 | 01110101 | 01110110 | 01110111 | 01111000 | 01111001 | 01111010 | 01111011 | 01111100 | 01111101 | 01111110 | 01111111 | 10000000 | 10000001 | 10000010 | 10000011 | 10000100 | 10000101 | 10000110 | 10000111 | 10001000 | 10001001 | 10001010 | 10001011 | 10001100 | 10001101 | 10001110 | 10001111 | 10010000 | 10010001 | 10010010 | 10010011 | 10010100 | 10010101 | 10010110 | 10010111 | 10011000 | 10011001 | 10011010 | 10011011 | 10011100 | 10011101 | 10011110 | 10011111 | 10100000 | 10100001 | 10100010 | 10100011 | 10100100 | 10100101 | 10100110 | 10100111 | 10101000 | 10101001 | 10101010 | 10101011 | 10101100 | 10101101 | 10101110 | 10101111 | 10110000 | 10110001 | 10110010 | 10110011 | 10110100 | 10110101 | 10110110 | 10110111 | 10111000 | 10111001 | 10111010 | 10111011 | 10111100 | 10111101 | 10111110 | 10111111 | 11000000 | 11000001 | 11000010 | 11000011 | 11000100 | 11000101 | 11000110 | 11000111 | 11001000 | 11001001 | 11001010 | 11001011 | 11001100 | 11001101 | 11001110 | 11001111 | 11010000 | 11010001 | 11010010 | 11010011 | 11010100 | 11010101 | 11010110 | 11010111 | 11011000 | 11011001 | 11011010 | 11011011 | 11011100 | 11011101 | 11011110 | 11011111 | 11100000 | 11100001 | 11100010 | 11100011 | 11100100 | 11100101 | 11100110 | 11100111 | 11101000 | 11101001 | 11101010 | 11101011 | 11101100 | 11101101 | 11101110 | 11101111 | 11110000 | 11110001 | 11110010 | 11110011 | 11110100 | 11110101 | 11110110 | 11110111 | 11111000 | 11111001 | 11111010 | 11111011 | 11111100 | 11111101 | 11111110 | 11111111 |

9. A fabrication method, comprising the steps of:

(a.) providing a partially fabricated integrated circuit structure which includes **transistors**;

(b.) forming an **interlevel dielectric** structure over said transistors, said interlevel dielectric including at least

(i.) a **lower layer** consisting predominantly of silicate glass,

(ii.) a **middle layer** consisting predominantly of silicon nitride, and

(iii.) an **upper layer** consisting predominantly of doped silicate glass;

(c.) etching through said upper layer, using a relatively isotropic etch process which is selective to said second composition;

(d.) etching through said middle and lower layers, using a relatively anisotropic etch process, to expose portions of said transistors; and

(e.) depositing and patterning a thin-film conductor layer, to interconnect said transistors in a desired pattern.

10. The method of Claim 9, wherein said transistors comprise insulated-gate field-effect transistors.

11. The method of Claim 9, wherein said middle layer consists of silicon nitride, and said etching step (c.) comprises wet etching in hydrofluoric acid.

12. The method of Claim 9, wherein said lower layer comprises a doped silicate glass over an undoped silica layer.

13. The method of Claim 9, wherein said upper layer consists of borophosphosilicate glass.
14. The method of Claim 9, wherein said etching step (c.) comprises wet etching.
15. The method of Claim 9, wherein said etching step (d.) comprises plasma etching.
16. The method of Claim 9, wherein said metal layer comprises an adhesion layer, a conductive diffusion barrier layer atop said adhesion layer, and a conductor layer over said diffusion barrier layer.

add A1

00742627-11400

17. A method, comprising the steps of:

(a.) providing a partially fabricated integrated circuit structure which includes **transistors**;

(b.) forming an **interlevel dielectric** structure over said transistors, said interlevel dielectric including at least

(i.) a **lower layer** having a first composition,

(ii.) a **middle layer** having a second composition which is different from said first composition, and

(iii.) an **upper layer** having a third composition which is different from said second composition;

(c.) etching through said upper layer, using a wet etch process which is selective to said second composition;

(d.) etching through said middle and lower layers, using a relatively anisotropic plasma etch process, to expose portions of said transistors; and

(e.) depositing and patterning a thin-film conductor layer, to interconnect said transistors in a desired pattern.

18. The method of Claim 17, wherein said transistors comprise insulated-gate field-effect transistors.

19. The method of Claim 17, wherein said middle layer consists of silicon nitride, and said etching step (c.) comprises wet etching in hydrofluoric acid.

20. The method of Claim 17, wherein said lower layer comprises a doped silicate glass over an undoped silica layer.

21. The method of Claim 17, wherein said upper layer consists of borophosphosilicate glass.
22. The method of Claim 17, wherein said metal layer comprises an adhesion layer, a conductive diffusion barrier layer atop said adhesion layer, and a conductor layer over said diffusion barrier layer.
23. A method, comprising the steps of:
- (a.) providing a partially fabricated integrated circuit structure which includes **transistors**;
 - (b.) forming an **interlevel dielectric** structure over said transistors, said interlevel dielectric including at least
 - (i.) a **lower layer** having a first composition,
 - (ii.) a **middle layer** having a second composition which is different from said first composition, and
 - (iii.) an **upper layer** having a third composition which is different from said second composition;
 - (c.) etching through said upper layer, using a wet etch process which is selective to said second composition;
 - (d.) etching through said middle and lower layers, using a relatively anisotropic plasma etch process, to expose portions of said transistors; and
 - (e.) depositing and patterning a thin-film metal layer, without any intermediate etchback steps, to interconnect said transistors in a desired pattern.

24. The method of Claim 23, wherein said transistors comprise insulated-gate field-effect transistors.
25. The method of Claim 23, wherein said middle layer consists of silicon nitride, and said etching step (c.) comprises wet etching in hydrofluoric acid.
26. The method of Claim 23, wherein said lower layer comprises a doped silicate glass over an undoped silica layer.
27. The method of Claim 23, wherein said upper layer consists of borophosphosilicate glass.
28. The method of Claim 23, wherein said etching step (c.) comprises wet etching.
29. The method of Claim 23, wherein said etching step (d.) comprises plasma etching.
30. The method of Claim 23, wherein said metal layer comprises an adhesion layer, a conductive diffusion barrier layer atop said adhesion layer, and a conductor layer over said diffusion barrier layer.

31. An integrated circuit, comprising:

a substrate having transistors formed at one surface thereof;
an interlevel dielectric

overlying said transistors, and

5 having at least upper, middle, and lower layers, said middle layer having a different composition from said upper layer and from said lower layer, and

10 having contact holes therein extending vertically therethrough, said contact holes having vertical sidewalls in said lower layer and sloped sidewalls in said upper layer; and

a patterned thin-film metal layer extending through said contact holes to interconnect said transistors in a desired electrical configuration.

32. The integrated circuit of Claim 31, wherein said first and third materials both comprise silicate glasses.

33. The integrated circuit of Claim 31, wherein said transistors comprise insulated-gate field-effect transistors.

34. The integrated circuit of Claim 31, wherein said metal layer comprises an adhesion layer, a conductive diffusion barrier layer atop said adhesion layer, and a conductor layer over said diffusion barrier layer.

add A1